summaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2020-08-28SoftwareLeonard Kugis
Implemented basic functionality.
2020-07-28Restructured foldersLeonard Kugis
2020-06-21GeneralLeonard Kugis
Added real world units for capacitors and resistors.
2020-02-04Finished PCBLeonard Kugis
2020-02-04Optimized layoutLeonard Kugis
2020-02-04Merge branch 'master' of collaborating.tuhh.de:cev7691/pinlockLeonard Kugis
2020-02-04LayoutLeonard Kugis
Optimizations. Changed packaging of some parts.
2020-01-23CrystalLeonard Kugis
Replaced crystal with available ABM3B.
2020-01-03GeneralLeonard Kugis
Fixed incorrect displays not matching.
2019-11-25Merge branch 'master' of collaborating.tuhh.de:cev7691/pinlockLeonard Kugis
2019-11-25filled groundLeonard Kugis
2019-11-25FreeroutingLeonard Kugis
2019-11-25LayoutLeonard Kugis
Placement corrections.
2019-11-25Larger pin headersLeonard Kugis
2019-11-25.gitignoreLeonard Kugis
Added fabrication outputs to gitignore.
2019-11-25LayoutLeonard Kugis
Added ground plane.
2019-11-25FreeroutingLeonard Kugis
2019-11-25Schematic, LayoutLeonard Kugis
Changed Barrel Jack pinout. Layout components placed.
2019-11-24Layout not fitting yet, needs improvementLeonard Kugis
2019-11-24Begin associationsLeonard Kugis
2019-11-24GeneralLeonard Kugis
Added references to all elements.
2019-11-21Begin renamingLeonard Kugis
2019-11-20UARTLeonard Kugis
Changed UART from 2 to 4 pin connector, connecting GND and VCC additionally.
2019-11-19GeneralLeonard Kugis
Removed too many test points.
2019-11-13.Leonard Kugis
2019-11-13Schematic, mainLeonard Kugis
Added capacitors for subschematics.
2019-11-13Schematic, generalLeonard Kugis
Added test points everywhere neccessary. Added missing pull resistors to guarantee a defined state everywhere.
2019-11-13Schematic, UARTLeonard Kugis
Added connectors for UART access.
2019-11-13Schematic, mainLeonard Kugis
Added pull resistors to every pin of uC. Restructured main schematic. Added ISP interface.
2019-11-13Schematic, mainLeonard Kugis
Added capacitor in parallel to reset switch to reduce sensitivity and oscillations.
2019-11-13Schematic, main, generalLeonard Kugis
Added pull resistors to all ports. Added capacitors for all components to prevent high switching currents. Reordered status LEDs and transistors.
2019-11-07Schematic, StatusLeonard Kugis
Separated logic IO from power with transistors.
2019-11-07Schematic, JTAGLeonard Kugis
Added JTAG interface.
2019-11-07Removed untracked filesLeonard Kugis
2019-11-07Added .gitignoreLeonard Kugis
2019-11-07Schematic, PinoutLeonard Kugis
Moved buttons and status interface to Port D to prepare Port C as JTAG interface.
2019-11-04Add README.mdLeonard Kugis
2019-11-04Add LICENSELeonard Kugis
2019-11-04LayoutLeonard Kugis
Minor layout fix.
2019-11-04structure, buttons, statusLeonard Kugis
Implemented hierarchy. Added button interface. Added status interface.
2019-11-03SchematicLeonard Kugis
Added Power wirings and connectors. Added 7-segment display output components and wiring to schematic. Added shift registers for button inputs.
2019-11-01Initial commitLeonard Kugis
generated by cgit v1.2.1 (git 2.18.0) at 2024-12-24 16:06:45 +0000