Age | Commit message (Collapse) | Author |
|
Added real world units for capacitors and resistors.
|
|
Optimizations.
Changed packaging of some parts.
|
|
|
|
Changed Barrel Jack pinout.
Layout components placed.
|
|
|
|
|
|
Added references to all elements.
|
|
Changed UART from 2 to 4 pin connector, connecting GND and VCC
additionally.
|
|
Removed too many test points.
|
|
Added test points everywhere neccessary.
Added missing pull resistors to guarantee a defined state everywhere.
|
|
Added pull resistors to all ports.
Added capacitors for all components to prevent high switching currents.
Reordered status LEDs and transistors.
|
|
Separated logic IO from power with transistors.
|
|
Moved buttons and status interface to Port D to prepare Port C as JTAG
interface.
|
|
Implemented hierarchy.
Added button interface.
Added status interface.
|